Multi-run Memory Tests for Pattern Sensitive Faults

Main
Engineering
Multi-run Memory Tests for Pattern...

Multi-run Memory Tests for Pattern Sensitive Faults

Mrozek, Ireneusz

0 / 0

Наскільки Вам сподобалась ця книга?

Яка якість завантаженого файлу?

Скачайте книгу, щоб оцінити її якість

Яка якість скачаних файлів?

Категорії:

Рік:

2019

Видавництво:

Springer International Publishing

Мова:

english

Сторінки:

135

ISBN 10:

3319912046

ISBN 13:

9783319912042

Файл:

PDF, 2.61 MB

IPFS:

,

english, 2019

Скачування цієї книги недоступне за скаргою правовласника

Beware of he who would deny you access to information, for in his heart he dreams himself your master

— Pravin Lal

Можливо вас зацікавить

IEEE — Records of the 2000 IEEE International Workshop on Memory Technology, Design and Testing

Andrei Pavlov — CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test

M. Bushnell, V. Agrawal — Essentials of Electronic Testing - For Digital, Memory and Mixed-Signal VLSI Circuits

Mahdi Cheraghchi Bashi Astaneh — Applications of Derandomization Theory in Coding: A Dissertation

Compagner. — Fast and reliable RNGs

Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen — VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon)

Noam Rathaus, Gadi Evron — Open Source Fuzzing Tools

Francis C. Wang — Digital Circuit Testing: A Guide to DFT and Other Techniques

Krishan Kumar Misra — Nature-Inspired Algorithms: For Engineers and Scientists

Alexander Miczo — Digital Logic Testing and Simulation

M. Bushnell; Vishwani Agrawal — Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits

M. Bushnell, Vishwani Agrawal — Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits

Kwang-Ting (Tim) Cheng, Vishwani D. Agrawal — Unified Methods for VLSI Simulation and Test Generation

International Workshop on Memory Technology, Design and Testing proceedings — International Workshop on Memory Technology, Design and Testing proceedings

Hurst, Stanley Leonard — VLSI testing : digital and mixed analogue/digital techniques

Vasant B. Rao, David V. Overhauser, Timothy N. Trick, Ibrahim N. Hajj — Switch-Level Timing Simulation of MOS VLSI Circuits

Krishn Kumar Mishra — Nature-Inspired Algorithms; For Engineers and Scientists

Stefan Host — Information and Communication Theory

Zainalabedin Navabi (auth.) — Digital System Test and Testable Design: Using HDL Models and Architectures

Kuhn, D. Richard; Kacker, Raghu N.; Lei, Yu — Introduction to Combinatorial Testing

Matteo Sonza Reorda, Zebo Peng, Massimo Violante — System-level Test and Validation of Hardware/Software Systems

Christophe Gaston, Nikolai Kosmatov, Pascale Le Gall — Testing Software and Systems: 31st IFIP WG 6.1 International Conference, ICTSS 2019, Paris, France, October 15–17, 2019, Proceedings

Federica Sarro, Kalyanmoy Deb (eds.) — Search Based Software Engineering: 8th International Symposium, SSBSE 2016, Raleigh, NC, USA, October 8-10, 2016, Proceedings

Thelma Elita Colanzi, Phil McMinn — Search-Based Software Engineering: 10th International Symposium, SSBSE 2018, Montpellier, France, September 8-9, 2018, Proceedings

T. S. E. Maibaum (auth.), Ferhat Khendek, Rachida Dssouli (eds.) — Testing of Communicating Systems: 17th IFIP TC6/WG 6.1 International Conference, TestCom 2005, Montreal, Canada, May 31 - June, 2005. Proceedings

Manuel Nunez, Paul Baker, Mercedes G. Merayo — Testing of Software and Communication Systems: 21st IFIP WG 6.1 International Conference, TESTCOM 2009 and 9th International Workshop, FATES 2009, Eindhoven, ... Networks and Telecommunications)

Noureddine Adjir, Pierre De Saqui-Sannes, Kamel Mustapha Rahmouni (auth.), Manuel Núñez, Paul Baker, Mercedes G. Merayo (eds.) — Testing of Software and Communication Systems: 21st IFIP WG 6.1 International Conference, TESTCOM 2009 and 9th International Workshop, FATES 2009, Eindhoven, The Netherlands, November 2-4, 2009. Proceedings

Bertrand Meyer (auth.), Leonardo Bottaci, Gordon Fraser (eds.) — Testing – Practice and Research Techniques: 5th International Academic and Industrial Conference, TAIC PART 2010, Windsor, UK, September 3-5, 2010. Proceedings

F. Lombardi, M.G. Sami — Testing and Diagnosis of VLSI and ULSI

Gert Jervan. — High-level test generation and built-in self-test techniques for digital systems

Gert Jervan. — Hybrid built-in self-test and test generation techniques for digital systems

ADITYA P. MATHUR — Foundations Of Software Testing

T. W. Williams (auth.), Fabrizio Lombardi, Mariagiovanna Sami (eds.) — Testing and Diagnosis of VLSI and ULSI

S. Jayanthy, M.C. Bhuvaneswari — Test Generation of Crosstalk Delay Faults in VLSI Circuits

Ключові фрази